

REMARKS

In response to the objection to the title of the invention, a new title has been submitted, which is clearly indicative of the invention to which the claims are directed. In addition, the specification has been amended at page 11, lines 9-11 and page 11, line 27 to correct the informalities referred to in paragraph 1 of the Office Action. Finally, the claims have been amended to replace the phrase "the gland side" with the more conventional terminology in the United States, "ground".

Claims 1-11 have been rejected under 35 U.S.C. §112, second paragraph for failing to particularly point out and distinctly claim the invention, based on a number of formal issues cited by the Examiner in paragraph 3 of the Office Action. In response to this ground of rejection, Applicant has amended the claims in a manner which addresses and is believed to resolve each of the cited formal issues. In addition, Applicant has comprehensively amended the claims in order to clarify them and place them in more proper idiomatic English. Accordingly, reconsideration and withdrawal of this ground of rejection are respectfully requested.

Claims 1-6 have been rejected under 35 U.S.C. §103(a) as unpatentable over Kawakami (U.S. Patent No. 5,393,991) in view of Kimura (U.S. Patent No. 5,999,007), while Claims 7-10 have been rejected as unpatentable over Kawakami in view of Fujimoto (U.S. Patent No. 6,125,309), and Claim 11 has

been rejected as unpatentable over Kawakami in view of Fujimoto. In response to these grounds of rejection, Applicants respectfully submit that Claims 3-16, which are currently of record in this application, distinguish over the cited references, whether considered separately or in combination.

The Kawakami reference discloses a hybrid integrated circuit device which provides a resistor or a diode in a position shown in the figure, in order to avoid adverse effects on a line when the burn-in voltage is added to plural MOS-FETs through the line from outside. For example, if R2 were not provided in Fig. 1, the gate voltage of the MOS-FET would regularly become very large, and it becomes impossible to control ON/OFF switching of the MOS-FET. In Fig. 2 also, if R5, R6 were not provided, gates of the two MOS-FETs become short circuited and it is impossible to control the two MOS-FETs separately.

Thus, in Kawakami, R2 and R5, and R6 and R4 are used to adjust the burn-in voltage added to the MOS-FET according to a resistance ratio, and these circuits attain a very different object from the present invention. That is, the object of the present invention is to screen the integrated circuits, which is not shown in Kawakami.

Kimura discloses the general idea of screening. However, in this reference, screening is performed by varying the output voltage provided by a voltage regulator that is itself able to vary the output voltage.

In the present invention, screening is performed by using a voltage source circuit which does not have an inherent function to be able to vary the output voltage. Although Kawakami shows a voltage divider circuit which resembles that of the present invention, because Kimura has a voltage regulator originally having a function to be able to vary the output voltage, Kimura does not need the circuit shown in Kawakami, and a combination of the two would therefore yield no particular advantage. Specifically, it would not yield the present invention.

Fujimoto shows a rewriting control program to check whether or not normal data are written in when the PROM is rewritten, and is unrelated to screening of the integrated circuit.

In light of the foregoing remarks, this application should be in condition for allowance, and early passage of this case to issue is respectfully requested. If there are any questions regarding this amendment or the application in general, a telephone call to the undersigned would be appreciated since this should expedite the prosecution of the application for all concerned.

If necessary to effect a timely response, this paper should be considered as a petition for an Extension of Time sufficient to effect a timely response, and please charge any deficiency in fees or credit any overpayments to Deposit

Account No. 05-1323 (Docket #381NP/49131).

Respectfully submitted,

A handwritten signature in cursive script, reading "Gary R. Edwards", is written over a horizontal line.

Gary R. Edwards

Registration No. 31,824

CROWELL & MORING, LLP
Intellectual Property Group
P.O. Box 14300
Washington, DC 20044-4300
Telephone No.: (202) 624-2500
Facsimile No.: (202) 628-8844
GRE:kms
(CAM 56207.301)

VERSION WITH MARKINGS TO SHOW CHANGES MADE TO THE
SPECIFICATION

Please amend the paragraph bridging pages 10 and 11 as follows:

Said CPU 200 builds in a ROM (a flash ROM) which is capable of rewriting the control program and controls the intermediate voltage of the connecting point 103 by the rewritten control program. The output voltage adjustment circuitry 250 is used to switch the rated voltage in order to screen the integrated circuit 112,113 and is constructed with the resistors 101, 102, 201 and the transistor 204, and the resistor 101 and the resistor 102 are [is] connected in series between the output side power line 110 of the rated voltage and the gland side. On the other hand, the other resistor 201 to be different from the resistors 101, 102, is provided inside of the engine control device 107[, one end thereof is connected to the glad side through the electric switch 105, and]; one end thereof is connected with ground [side of] via the transistor 204 and another end thereof is connected with the connecting point 103 between the [resitors] resistors 101, 102, and it is connected with the resistor 102 in parallel by turning the electric switch 204 on.

Please amend the last paragraph on page 11 as follows:

In [the usual time,] normal operation, by using the serial communication means 203, a program to fix output of a port 202 of the CPU 200 to be a low level is written in the flash ROM[,] and the transistor 204 is turned off. [, and the]

VERSION WITH MARKINGS TO SHOW CHANGES MADE TO THE CLAIMS

3. (Amended) An engine control device as defined in claim [2, said engine control device characterized in that] 12, wherein said [other] third resistor is connected to [said gland side] ground by change over of said [a] switch on/off.

4. (Amended) An engine control device as defined in claim [2, said engine control device characterized in that] 12, wherein said [other] third resistor is provided outside of said engine control device.

5. (Amended) An engine control device as defined in claim [4, said engine control device characterized in that] 12, wherein said [other] third resistor is connected to a connecting point between said [plural] first and second resistors [through] via a [non-connected] terminal of said engine control device.

6. (Amended) An engine control device as defined in claim [2, said engine control device characterized in that] 12, wherein said [other] third resistor is provided inside [of] said engine control device.

7. (Amended) An engine control device as defined in claim 6, wherein [said engine control device characterized in that] said [other] third resistor is switched on/off by a serial communication signal.

8. (Amended) An engine control device as defined in claim 7, [said engine control device characterized in that] wherein said arithmetic processing unit has a [strage] storage device [to be capable of] for rewriting said control program by said serial communication signal so as to switch on/off.

9. (Amended) An engine control device as defined in claim 7, wherein [said engine control device characterized in that] said arithmetic processing unit has a control program to switch [over] said rated voltage by said serial communication signal, so as to switch on/off.

10. (Amended) An engine control device as defined in claim [1, said engine control device characterized in that] 12, wherein said engine control device adds a higher voltage value than that in [usual] normal operation on said integrated circuit when screening said integrated circuit.